

UTILITY  
PATENT APPLICATION  
TRANSMITTAL

Attorney Docket No.

1994/00005

First Named Inventor or Application Identifier

Yasuaki Seki et al.

Title

PRINTED CIRCUIT BOARD AND  
MANUFACTURING METHOD OF THE  
PRINTED CIRCUIT BOARD

Express Mail Label No.

APPLICATION ELEMENTS

ADDRESS TO:

Assistant Commissioner for Patents  
Box Applications  
Washington, D.C. 20231

1. ☒ Filing fee as calculated below.
2. ☒ Specification [Total Pages **[19]**]  
(preferred arrangement set forth below)
- Descriptive title of the invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure

☒ Drawing(s) (35 USC 113) [Total Pages **[4]**]

☒ Oath or Declaration [Total Pages **[4]**]

- a. ☒ Newly executed (original or copy)
- b. ☐ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 17 completed)

☐ DELETION OF INVENTOR(S)

Signed statement attached deleting inventor(s)  
named in the prior application, see 37 CFR  
1.63(d)(2) and 1.33(b)

- ☐ Incorporation By Reference (useable if Box 4b is  
checked) The entire disclosure of the prior application, from  
which a copy of the oath or declaration is supplied under Box  
4b, is considered as being part of the disclosure of the  
accompanying application and is hereby incorporated by  
reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence  
Submission (if applicable, all necessary)
- a. ☐ Computer readable copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement Verifying identity of above  
copies

8. ☒ Assignment papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure ☐ Copies of IDS  
Statement (IDS)/PTO-1449 Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
14. ☐ Small Entity ☐ Statement filed in prior application,  
Statement(s) Status still proper and desired
15. ☒ Certified copy of Priority Document(s)  
(if foreign priority is claimed)
14. ☐ Other:

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.

18. CORRESPONDENCE ADDRESS

Customer Number or Bar Code Label

or correspondence address below

(Insert Customer No. or Attach bar code  
label here.)


NAME	Pollock, Vande Sande & Amernick, R.L.L.P.				
ADDRESS	Suite 800				
	1990 M Street, N.W.				
CITY	Washington	STATE	DC	ZIP CODE	20036-3425
COUNTRY	U.S.A	TELEPHONE	(202) 331-7111	FAX	(202) 293-6229

### Fee Calculation and Transmittal

		(Col 1)		(Col 2)	(Col 3)	SMALL ENTITY		NON-SMALL ENTITY	
		NO. FILED			NO. EXTRA	RATE	FEE	RATE	FEE
TOTAL		4	minus	20	= 0	x9=	\$	x18=	\$0
INDEP		2	minus	3	= 0	x39=	\$	x78=	\$0
_ First Presentation, Multiple Dependent Claims						+130=	\$	+260=	\$0
Base Filing Fee							\$345		\$690
Other Fee (specify purpose) <u>Assignment recordation</u>							\$		\$40
TOTAL FILING FEE* (accounting for possible small entity status)							\$	OR TOTAL	\$730

- ☒ A check in the amount of \$730.00 to cover the filing fee is enclosed
- ☐ No payment is enclosed at this time. Full payment will be made when the executed Declaration is submitted.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **22-0185** as described below. A duplicate copy of this sheet is enclosed.

- ☐ Charge the amount of \$\_\_ as filing fee
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 CFR § 1.16
- ☒ Charge any additional filing fees required under 37 CFR § 1.17
- ☒ If filing fee is not enclosed herewith, the filing fee(s) required to Deposit Account No. **22-0185**.

Name (Print/Type)	Morris Liss	Registration No. (Attorney/Agent)	24,510
Signature			Date 3/29/00

## US PATENT APPLICATION

Title of Invention: PRINTED CIRCUIT BOARD AND MANUFACTURING METHOD  
OF THE PRINTED CIRCUIT BOARD

Filing No. & Date:

Applicant: Yasuaki SEKI  
1-18-20 Nakao, Asahi-ku  
Yokohama-shi, Kanagawa-ken, Japan

Takashi ITO  
No. 301, 2-87-3 Futamatagawa, Asahi-ku  
Yokohama-shi, Kanagawa-ken, Japan

Shuji MOCHIZUKI  
1-23-6-425 Sekiguchi, Bunkyo-ku  
Tokyo, Japan

Inventor(s): - ditto -

Priority Data: Japanese Patent Application  
No. 11-095469/1999 filed April 01, 1999

Assignee: VICTOR COMPANY OF JAPAN, LIMITED  
No. 12, 3-chome, Moriya-cho, Kanagawa-ku  
Yokohama, Kanagawa-ken, Japan

Other Countries Filed: EPC (U.K., Germany and France)

Our Ref. No.: TP990813US

VICTOR COMPANY OF JAPAN, LIMITED

# PRINTED CIRCUIT BOARD AND MANUFACTURING METHOD OF THE PRINTED CIRCUIT BOARD

## BACKGROUND OF THE INVENTION

5

### Field of the Invention:

The present invention relates to a multi-layer printed circuit board such as a build-up printed circuit board mounted with an electronic component part such as a bare chip, and relates to a manufacturing method of the printed circuit board.

10

### Description of the Related Art:

Generally, a printed circuit board is utilized for mounting a circuit element such as various kind of electronic component parts in an electronic apparatus. Presently, a printed circuit board is demanded to reduce its dimensions and a circuit pattern is demanded to be finer in accordance with requirements for an electronic apparatus and a circuit element to minimize their dimensions and to integrate them in a high packing density.

15

Currently, a line width of a circuit pattern and a line pitch between adjoining circuit patterns on a printed circuit board are respectively some 75  $\mu\text{m}$ . However, as a trend in near future, a finer pattern is demanded for mounting a bare chip directly on a printed circuit board or for packaging a bare chip by utilizing a printed circuit board. Accordingly such line width and line pitch are demanded to be smaller than 40  $\mu\text{m}$ .

20

25

Figs. 4(a) through 4(h) show each step of manufacturing method of a printed circuit board in accordance with the prior art.

In Fig. 4(a), a metal film such as a copper foil is formed over a core material 1 as an insulative base substrate composed of glass epoxy resin or like. The copper foil is patterned and formed as a first circuit pattern 2. A line width L1 and a line pitch L2 of the first circuit pattern 2 are some 75  $\mu\text{m}$  minimum and its thickness W1 is some 20  $\mu\text{m}$ . A blacking treatment is applied to a surface of the first circuit pattern 2 so as to increase a degree of contact with an insulative layer composed of epoxy resin, which is formed over the surface of the first circuit pattern 2 in a succeeding process.

In Fig. 4(b), an insulative layer 3 is formed all over the surface of the core material 1 by using such a method as a screen-printing. A main ingredient of the insulative layer 3 is epoxy resin. An appropriate amount of inorganic or organic filler 4 of which particle diameter is approximately 10  $\mu\text{m}$  is mixed in the epoxy resin of the insulative layer 3 and the filler 4 is dissolved during a roughing process, which will be depicted. A thickness of the insulative layer 3 is designed to be 40 to 70  $\mu\text{m}$ .

In Fig. 4(c), a carbon dioxide laser beam 5 irradiates the insulative layer 3 so as to perforate a hole 6 for connection selectively at a predetermined location and to expose the first circuit pattern 2. A residue 7 can remain on the surface of the first circuit pattern 2 while perforating the hole 6 by the carbon dioxide laser beam 5. A diameter of the hole 6 is some 100  $\mu\text{m}$ .

In Fig. 4(d), by applying alkalescent roughing medicinal solution such as potassium permanganate, the surface of the insulative layer 3 is roughed by forming a plurality of pits 8 with dissolving the filler 4, which is solvable by the roughing medicinal solution. Further, the residue 7 remaining in the hole 6 as shown

in Fig. 4(c) is cleaned up and removed by an action of the potassium permanganate.

In Fig. 4(e), in order to make a foundation for non-electrolytic plating in a succeeding process, a catalyst 9 is adhered to the surface of the insulative layer 4 and the first circuit pattern 2 by applying a solution dissolving tint and palladium, for example, over the surface of the insulative layer 3 and the first circuit pattern 2 so as to increase conductiveness of the surface of all over the insulative layer 3.

In Fig. 4(f), a first conductive film 10 for electroplating of which main component is copper is formed as a foundation all over the surface of the insulative layer 3 by the non-electrolytic plating, wherein a thickness of the first conductive film 10 is accumulated to approximately  $0.3 \mu\text{m}$ .

In Fig. 4(g), a second conductive film 11 of copper is formed over the first conductive film 10 by the electroplating process, wherein a thickness of the second conductive film 11 is accumulated to approximately  $20 \mu\text{m}$ . Accordingly, the first circuit pattern 2 can be electrically connected to the second conductive film 11. Further, as shown in Fig. 4(h), a second circuit pattern 12 is obtained by etching the second conductive film 11.

In addition thereto, a third circuit pattern is formed after another insulative layer is formed over the second circuit pattern 11 in a regular manufacturing process. Finally a multi-layer printed circuit board can be manufactured by repeating the processes mentioned above.

In the manufacturing method mentioned above, there existed a problem that forming the line width or line pitch of the circuit

pattern 12 as fine as smaller than  $40\ \mu\text{m}$  is hard to realize. Since the diameter of the filler 4, which is mixed in the insulative layer 3 as a roughing component, is  $10\ \mu\text{m}$ , the diameter is so large that a circuit pattern is hard to be formed linearly and accurately in comparison with the line width and line pitch. In addition thereto, a lower part of a conductor, that is, an anchor part becomes larger to the line width in accordance with a progress of an electronic circuit being activated in a higher speed and higher frequency. Accordingly, an RF (radio frequency) characteristic of the electronic circuit is affected by the skin effect.

To solve the problem, it can be feasible to make the diameter of the filler 4 smaller. However, it can not be adopted by reasons that sufficient peeling off strength of a circuit pattern can not be obtained, or the catalyst 9 of non-electrolytic plating will not penetrate into the pit 8 fully or a manufacturing cost increases.

It is also demanded to reduce the diameter of the hole 6 for connection to smaller than  $50\ \mu\text{m}$  in accordance with the fining demand mentioned above. If the hole diameter is reduced, however, catalyst of non-electrolytic plating or potassium permanganate hardly penetrates into the hole 6 and plating can not be performed sufficiently. Further, residue remaining in the hole 6 can not be removed fully. Accordingly, an electronic connection between the second conductive film 11 formed by electrolytic plating and the circuit pattern 3 can not be maintained sufficiently.

In addition thereto, the manufacturing method mentioned above is a wet type process of utilizing medicinal solution such as alkalescent potassium permanganate and non-electrolytic plating liquid. Accordingly, further problem occurs such that an

additional process of washing off medicinal solution is necessary at each time the medicinal solution is applied and effluent must be processed properly.

5

## SUMMARY OF THE INVENTION

Accordingly, in consideration of the above-mentioned problems of the prior art, an object of the present invention is to provide a printed circuit board and a manufacturing method of the printed circuit board, which can effectively manufacture a printed circuit board having an extremely small anchor profile and a finer pattern in few manufacturing processes by utilizing a dry etching method and a film forming method by sputtering.

In order to achieve the above object, the present invention provides, according to an aspect thereof, a printed circuit board comprising a circuit pattern formed on a surface of a base substrate of which surface is at least composed of an insulative material, an insulative layer formed over the surface of the base substrate including the circuit pattern and composed of a mixed insulative material of more than two kinds of organic resins having a different etching rate by a dry etching process, a hole for connection perforated on the insulative layer by a laser beam or like, a conductive film for electroplating process as a foundation of electroplating formed on the surface of the insulative layer by a vacuum film forming process after roughing the surface of the insulative layer by removing a part of the surface of the insulative layer with a dry etching process and a conductive layer formed



over the conductive film by an electroplating process, wherein the conductive layer is connected with the circuit pattern electrically.

According to another aspect of the present invention, there provided a manufacturing method of a printed circuit board comprising steps of forming a circuit pattern on a surface of a base substrate of which surface is at least composed of an insulative material, forming an insulative layer over the surface of the base substrate including the circuit pattern and the insulative layer composed of a mixed insulative material of more than two kinds of organic resins having a different etching rate by a dry etching process, perforating a hole for connection on the insulative layer by a laser beam or like, roughing the surface of the insulative layer by removing a part of the surface of the insulative layer with a dry etching process, forming a conductive film for electroplating process as a foundation of electroplating on the surface of the insulative layer by a vacuum film forming process and forming a conductive layer over the conductive film by an electroplating process, wherein the conductive layer is connected with the circuit pattern electrically.

Other object and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings.

## BRIEF DESCRIPTION OF DRAWINGS

Figs. 1(a) through 1(g) show each step of manufacturing a printed circuit board according to an embodiment of the present

invention.

Fig. 2 shows an enlarged plan view of a part "G" shown in Fig. 1(d).

Fig. 3 shows an enlarged sectional view of the part "G" shown in Fig. 1(d).

Figs. 4(a) through 4(h) show each step of manufacturing a printed circuit board according to the manufacturing method of the prior art.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

### [First Embodiment]

According to an aspect of the present invention, there provided a printed circuit board, which is excellent in a radio frequency (RF) characteristic because of having a finer and thinner circuit pattern than a current printed circuit board. The printed circuit board comprises a base substrate, a first circuit pattern, an insulative layer, a hole for connection, a conductive film for electroplating and a conductive layer for a second circuit pattern. The first circuit pattern is formed on a surface of the base substrate of which the surface is at least made from an insulative material. The insulative layer, which is made from an insulative material composed of more than two organic resins having a different etching rate for a dry etching process from each other, is formed over the base substrate including the first circuit pattern. The hole for connection is perforated on the insulative layer by means of laser beam or like. The surface of the insulative layer is

roughed by removing a part of it with a dry etching process. The  
conductive film for electroplating is formed over the surface of the  
insulative layer, which is dry etched, so as to be a foundation for  
the electroplating. The conductive layer is formed by the  
5 electroplating process over the conductive film for electroplating.  
The conductive layer is connected electrically with the first circuit  
pattern. The second circuit pattern is formed by etching the  
conductive layer. Accordingly, the printed circuit board in  
accordance with a first embodiment of the present invention is  
10 provided.

According to the first embodiment of the present invention, a  
printed circuit board, which has profiles of a finer line width, a  
finer line pitch and a finer roughing process, can be provided in a  
fewer manufacturing processes than the current manufacturing  
15 process without increasing a number of processing steps.

The insulative layer mentioned above is composed of mixed  
compositions of more than two organic resins having a different  
dry etching rate from each other and processed through an ion  
bombard method with inert gas such as Ar (argon), which is  
20 applied to the compositions. Accordingly, the insulative layer can  
be formed with extremely fine and uniform rugged surface in a  
unit of molecular cluster and an anchor profile of less than 2  $\mu\text{m}$   
can be obtained. The fine and uniform rugged surface can  
maintain flatness at an interface of resins, which affect linearity  
25 and an RF characteristic, for a finer pattern than smaller than 40  
 $\mu\text{m}$ , for example. Further, by using such a resin excluding filler,  
which roughens a surface of the insulative layer too much, a  
thinner insulative layer can sustain sufficient insulation

characteristics. Furthermore, such the insulative layer can make a contribution to thinning a printed circuit board and to lightening its weight.

There exist a relationship between the anchor profile and a contact strength. The larger the anchor profile is, the stronger the contact strength becomes. This is basically caused by affinity between the resin insulative layer and the conductive film for electroplating. However, when an anchor is formed, it is also caused by that a boundary area between the resin insulative layer and the conductive film increases and that projections and pits formed on the rugged surfaces of them are not simply tapered but reversely tapered in some area. Accordingly, the projections and pits, which engage each other, can hardly slip out. An upper limit of a degree of face roughness is approximately  $2 \mu\text{m}$  in order to form a pattern as mentioned above. If a degree of face roughness is less than  $0.1 \mu\text{m}$ , a sufficient contact strength can no be obtained. Thus, a degree of face roughness of an insulative layer is desirable within a range of from  $0.1$  to  $2 \mu\text{m}$ .

If the conductive film for electroplating mentioned above is formed by a vacuum film forming method such as sputtering, ion plating and evaporating on the fine rugged surface formed by the dry etching process, the conductive film having a enough contact strength can be formed. As for a material of the conductive film, Ni (nickel) and Fe (iron) and their alloy with copper are best because they have affinity with resin and can be easily etched by etching solution for copper. With respect to a temperature for forming film, it is more effective to heat while forming a film, although a contact strength can be obtained sufficiently in the

normal temperature. Further, a contact strength can be improved and a total time duration of manufacturing a printed circuit board can be reduced by applying sequentially a dry etching and a vacuum film forming method with keeping a non-destructive vacuum environment.

Currently, a carbon dioxide laser beam is commonly utilized for perforating the hole for connection. However, processing an area of less than 50  $\mu\text{m}$  is hardly feasible because a wave length of the laser beam is approximately 10  $\mu\text{m}$ , which is rather long, so that a spot of the laser beam can hardly be focused. Since residue of resin remains in approximately 1  $\mu\text{m}$  thick after the laser processing, the residue must be removed by such a method as de-smearing. According to the present invention, a YAG (yttrium aluminum garnet) laser having a wave length of 400 to 600 nm is utilized for perforating the hole for connection, so that resin residue can be eliminated in conjunction with focusing a laser spot in an extremely small diameter. In the case of the carbon dioxide laser beam, an absorption ratio of copper to a laser beam is less than 10 %, so that all most all laser beam are reflected on the surface of the insulative layer and not abrade into the insulative layer. Accordingly, the laser beam generates heat and melts surrounding resin, so that the melted resin remains in film. On the other hand, in the case of the YAG laser beam having the wave length of 400 to 600 nm, an absorption ration of copper to the YAG laser beam is from 20 to 55 %, copper is abraded properly, so that such the resin residue does not remain. Accordingly, the process of de-smearing is not necessary. If a wave length of a laser beam is smaller than 400 nm, an absorption ratio of copper increases and

the circuit pattern may be perforated as deep as some  $\mu\text{m}$  due to excess abrasion. Therefore, in a case that a thickness of copper becomes thinner in accordance with being a circuit pattern made finer in near future, a laser processing by using the wave length of less than 400 nm is harmful for copper of a circuit pattern because the copper is shaved too thin.

#### [Second Embodiment]

Figs. 1(a) through 1(g) show each step of manufacturing a printed circuit board according to an embodiment of the present invention.

According to another aspect of the present invention, there is provided a manufacturing method of a printed circuit board, which is characterized by that an electroplating process is only adopted as a wet processing and other processes are a dry etching and a vacuum film forming processes.

As shown in Fig. 1(a), a first circuit pattern 14 is formed by patterning copper foil or like built up over a surface of an insulative core material 13, which is composed of glass epoxy resin as a base substrate. In order to increase a degree of contact with an epoxy resin layer in a succeeding process, a surface of the first circuit pattern 14 is oxidized and applied with a blacking treatment.

In Fig. 1(b), an insulative layer 15 is formed all over the core material 13 including the first circuit pattern 14 by a coating process such as a screen printing. The insulative layer 15 comprises insulative materials of mixed composites, which are more than two kinds of organic resins having a different dry

etching rate from each other. Major material of the insulative layer 15 is a mixed composites of an epoxy resin, for example, and a polyimide resin of which dry etching rate is relatively higher than that of the epoxy resin. Filler as a roughing composition mentioned above is not included in the insulative layer 15. A thickness W2 of the insulative layer 15 is designed to from 20 to 30  $\mu\text{m}$ . The thickness is more thinner than that of a current printed circuit board, that is, 40 to 70  $\mu\text{m}$ .

In Fig. 1(c), a hole 17 for connection is selectively perforated through the insulative layer 15 by irradiating a YAG laser beam 16 of a wave length of 400 to 600 nm so as to expose the internal first circuit pattern 14. A diameter of the hole 17 is 20 to 50  $\mu\text{m}$  and is further smaller than that of a current printed circuit board. A residue 18 may remain, if a carbon dioxide laser beam is utilized for perforating the hole 17 as mentioned above.

As shown in Fig. 1(d), the total core material including the first circuit pattern 14 and the insulative layer 15 shown in Fig. 1(c) is applied with a dry etching process in a dry etching apparatus. Further details of the dry etching process are depicted with referring Figs. 2 and 3.

Fig. 2 shows an enlarged plan view of a part "G" shown in Fig. 1(d).

Fig. 3 shows an enlarged sectional view of the part "G" shown in Fig. 1(d).

As shown in Fig. 2, the insulative layer 15 is mixed composites of a first resin 22 having a higher dry etching rate and a second resin 23 having a lower dry etching rate than that of the first resin 22. A surface of the first resin 22 is slightly shaved by

the dry etching process and removed selectively. In this case, as shown in Fig.3, the second resin 23 having the lower dry etching rate remains with forming a projection 24 because the first resin 23 is hardly removed by the dry etching process. A uniform rugged surface appears on the surface of the insulative layer 15. Accordingly, the surface of the insulative layer 15 is roughed uniformly.

A regular reactive ion etching (RIE) apparatus or an ashing device such as a chemical dry etching (CDE) apparatus can be utilized as an etching apparatus. For dry etching, inert gas such as Ar is utilized as etching gas. A partial pressure of the gas is 0.03 to 1.0 Torr although it varies by resin to be etched.

Referring back to Fig. 1(c), the residue 18 may slightly remain in the hole 17 in a depth of approximately 10 nm while perforating the hole 17 by a carbon dioxide laser beam. However, the residue 18 is removed during the dry etching process, in other words, by a reverse spattering phenomenon.

As shown in Fig. 1(e), the total core material is applied with a spattering film forming process in a spattering apparatus, which applies a vacuum film forming process. A conductive film 19 for electroplating is formed all over the insulative layer 15 and an inner wall of the hole 17 until the thickness of the conductive film becomes approximately  $0.3 \mu\text{m}$ , for example. An alloy composed of 90 % of Ni and 10 % of Cu, for example, is utilized for a material of the conductive film 19. A direct current (DC) magnetron spattering apparatus, for example, can be utilized for a spattering apparatus. An Ar gas can be utilized for a plasma gas.

In Fig. 1(f), a conductive layer 20 composed of copper is



formed in approximately 20  $\mu$ m thick, for example, on the  
conductive film 19 for electroplating by an electroplating process.  
Accordingly, the conductive layer 20 can be electrically connected  
to the first circuit pattern 14 in a lower layer of the printed circuit  
5 board.

Further, as shown in Fig. 1(g), a second circuit pattern 21 is  
formed by etching the conductive layer 20. A line width L3 and a  
line pitch L4 of the second circuit pattern 21 are 20 to 40  $\mu$ m  
respectively. They are much finer than those of a current printed  
10 circuit board are. A depth W3 of the second circuit pattern 21 is 5  
to 15  $\mu$ m.

As a regular process, a surface of the second circuit pattern  
21 is oxidized and applied with a blacking treatment so as to  
increase a degree of contact with an epoxy resin layer, which is  
15 built up on the surface of the second circuit pattern 21 in a  
succeeding process, and then another insulative layer is formed all  
over the second circuit pattern 21. This printed circuit board  
having another insulative layer is treated as a base substrate and  
applied with patterning of a circuit pattern once again, and then a  
20 multi-layer printed circuit board, that is, a build-up printed  
circuit board is manufactured by repeating the above mentioned  
processes.

According to the aspect of the present invention, since the  
roughing process of a resin surface of an insulative layer and the  
25 forming process of a conductive film for electroplating by a non-  
electrolytic plating method are processed in a dry condition  
without utilizing liquid although a wet process is applied for a  
current method, many washing processes and neutralizing

processes, which are necessary for the current method by a wet process, can be eliminated.

While the invention has been described above with reference to specific embodiments thereof, it is apparent that many changes, modifications and variations in the arrangement of equipment and devices and in materials can be made without departing from the invention concept disclosed herein. For example, pure Ni, pure Fe, an alloy of Ni and Cu or an alloy of Fe and Cu can also be utilized for the conductive film 19 for electroplating instead of the alloy composing of 90 % of Ni and 10 % of Cu. An apparatus for forming the conductive film 19 is not limited to the sputtering apparatus. Any kind of vacuum film forming methods can also be utilized for forming the conductive film 19.

Further, the line width L3 and the line pitch L4 of the second circuit pattern 21, the thickness W2 of the insulative layer 15 and the diameter of the hole 17 are not limited to the values mentioned above. Any dimensions are acceptable.

Furthermore, an anchor profile, which assures a degree of contact between a conductive layer and a resin or an insulative layer, can be designated as small as 0.1 to 2.0  $\mu\text{m}$ . Accordingly, a fine pattern having a line width and a line pitch of 10 to 40  $\mu\text{m}$  can be formed and the fine pattern improves an RF characteristic in conjunction with fining an anchor. In addition thereto, a number of resins utilized for the insulative layer 15 is not limited to two. Any number of resins can be utilized as well.

According to the aspect of the present invention, there provided a printed circuit board and a manufacturing method of the printed circuit board, which exhibits following effects.

Since a surface of an insulative layer composed of mixed  
composites of more than two kinds of organic resins having  
different etching rate by a dry etching process is roughed and a  
conductive film is formed over the surface of the insulative layer  
5 by a vacuum film forming method, a printed circuit board having a  
fine circuit pattern can be manufactured without increasing a  
number of manufacturing processes or with decreasing a number  
of manufacturing processes. Accordingly, a printed circuit board,  
which is low in price, thin in thickness, excellent in an RF  
10 characteristic and has a fine pattern, can be provided.

WHAT IS CLAIMED IS:

1. A printed circuit board comprising:

a circuit pattern formed on a surface of a base substrate of which surface is at least composed of an insulative material;

an insulative layer formed over the surface of said base substrate including said circuit pattern and composed of a mixed insulative material of more than two kinds of organic resins having a different etching rate by a dry etching process;

a hole for connection perforated on said insulative layer by a laser beam or like;

a conductive film for electroplating process as a foundation of electroplating formed on the surface of said insulative layer by a vacuum film forming process after roughing the surface of said insulative layer by removing a part of the surface of said insulative layer with a dry etching process; and

a conductive layer formed over said conductive film by an electroplating process,

wherein said conductive layer is connected with said circuit pattern electrically.

2. A manufacturing method of a printed circuit board comprising steps of:

forming a circuit pattern on a surface of a base substrate of which surface is at least composed of an insulative material;

forming an insulative layer over the surface of said base substrate including said circuit pattern and said insulative layer composed of a mixed insulative material of more than two kinds of

organic resins having a different etching rate by a dry etching process;

perforating a hole for connection on said insulative layer by a laser beam or like;

roughing the surface of said insulative layer by removing a part of the surface of said insulative layer with a dry etching process;

forming a conductive film for electroplating process as a foundation of electroplating on the surface of said insulative layer by a vacuum film forming process; and

forming a conductive layer over said conductive film by an electroplating process,



wherein said conductive layer is connected with said circuit pattern electrically.

3. The manufacturing method of a printed circuit board in accordance with claim 2, wherein said dry etching process is an ion bombard method by inert gas such as Ar (argon).

4. The manufacturing method of a printed circuit board in accordance with claim 2, wherein a degree of roughness in said step of roughing the surface of said insulative layer is from 0.1 to 2  $\mu$ m.

## ABSTRACT

In a manufacturing method of a printed circuit board comprising a process of forming a circuit pattern on the surface of the base substrate (13) of which surface is at least composed of an insulative material, a process of forming the insulative layer (15) composed of mixed composites of more than two kinds of organic resins having a different etching rate by a dry etching process on the surface of the base substrate (13) including the circuit pattern, a process of perforating the hole (17) on the insulative layer (15) by a laser beam, a process of roughing the surface of the insulative layer (15) by a dry etching process, a process of forming the conductive film (19) for a foundation of an electroplating process by a vacuum film forming method and a process of forming the conductive layer (20) on the conductive film (19) by an electroplating process so as to connect the conductive layer (20) with the circuit pattern (14) electrically. Accordingly, a printed circuit board having an extremely small anchor profile and a fine pattern can be manufactured in fewer manufacturing processes by utilizing the dry etching process and a sputtering film forming process.






Fig. 1(e)




Fig. 1(f)




Fig. 1(g)






Fig. 2




Fig. 3




Fig. 4(a)  
Prior Art




Fig. 4(b)  
Prior Art




Fig. 4(c)  
Prior Art




Fig. 4(d)  
Prior Art




Fig. 4(e)  
Prior Art




Fig. 4(f)  
Prior Art




Fig. 4(g)  
Prior Art




Fig. 4(h)  
Prior Art

TP99081543

# Declaration and Power of Attorney For Patent Application

## 特許出願宣言書及び委任状

### Japanese Language Declaration

#### 日本語宣言書

下記の氏名の発明者として、私は以下のとおり宣言します。

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の氏名が複数の場合）信じています。

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

PRINTED CIRCUIT BOARD AND  
MANUFACTURING METHOD OF THE  
PRINTED CIRCUIT BOARD

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

☐ 月 日に提出され、米国出願番号または特許協定条約国際出願番号を \_\_\_\_\_ とし、  
（該当する場合） \_\_\_\_\_ に訂正されました。

the specification of which is attached hereto unless the following box is checked:

☐ was filed on \_\_\_\_\_  
as United States application Number or  
PCT international Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連那規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

## Japanese Language Declaration

### (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)  
外国での先行出願

Priority Not Claimed  
優先権主張なし

11-095469/1999 (Number) (番号)	Japan (Country) (国名)
(Number) (番号)	(Country) (国名)

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking box, any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed:

01/April/1999 (Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>
(Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>

私は、第35編米国法典119(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張します。

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

私は、下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of application:

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

(Status: Patented, Pending, Abandoned) (現況: 特許特許済、係属中、放棄済)
---

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

(Status: Patented, Pending, Abandoned) (現況: 特許特許済、係属中、放棄済)
---

私は、私自身の知識に基づいて本宣言書中で私が行う表明が真実であり、かつ私の入手した情報と私の信じることに基く表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

委任状： 私は、下記の発明者として、本出願に関する一切の手続きを米国特許商標局に対して遂行する弁理士または代理人として、下記の者を指名致します。（弁護士、又は代理人の氏名及び登録番号を明記のこと）

**POWER OF ATTORNEY:** As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Morris Liss, Registration No. 24,510

書類の送付先

Send Correspondence to:

Pollock, Vande Sande & Amernick, R.L.L.P.  
P.O. Box 19088  
Washington, D.C.  
20036-0088

直通電話連絡先：（名前及び電話番号）

Direct Telephone Calls to: (name and telephone number)

Morris Liss  
(202)331-7111

唯一または第一発明者名		Full name of sole or first inventor	
		Yasuaki Seki	
発明者の署名	日付	Inventor's signature	Date
		Yasuaki Seki	March 17, 2000
住所		Residence	
		1-18-20, Nakao, Asahi-ku, Yokohama-shi, Kanagawa-ken, Japan	
国籍		Citizenship	
		Japan	
私書箱		Post Office Address	
		same as residence	
第二共同発明者		Full name of second joint inventor, if any	
		Takashi Ito	
第二共同発明者の署名	日付	Second inventor's signature	Date
		Takashi Ito	March 17, 2000
住所		Residence	
		No.301, 2-87-3, Futamatagawa, Asahi-ku, Yokohama-shi, Kanagawa-ken, Japan	
国籍		Citizenship	
		Japan	
私書箱		Post Office Address	
		same as residence	

(第三以降の共同発明者についても同様に記載し、署名を  
すること。)

(Supply similar information and signature for third and subsequent joint inventors.)

006220-630/6500

第三共同発明者		Full name of third joint inventor	
		Shuji Mochizuki	
第三共同発明者の署名	日付	Third inventor's signature	Date
		Shuji Mochizuki	March 17, 2000
住所		Residence	
		1-23-6-425, Sekiguchi, Bunkyo-ku, Tokyo, Japan	
国籍		Citizenship	
		Japan	
私書箱		Post Office Address	
		same as residence	
第四共同発明者		Full name of fourth joint inventor, if any	
第四共同発明者の署名	日付	Fourth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第五共同発明者		Full name of fifth joint inventor	
第五共同発明者の署名	日付	Fifth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	
第六共同発明者		Full name of sixth joint inventor, if any	
第六共同発明者の署名	日付	Sixth inventor's signature	Date
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	